Загрузить
Загрузить

Загрузить руководства, технические описания, программное обеспечение и т. д.:

ТИП ЗАГРУЗКИ
МОДЕЛЬ ИЛИ КЛЮЧЕВОЕ СЛОВО

Tektronix and Cadence team up to enable 200Gb/sec data transfer speeds using DDR4 & LPDDR4 PHY IP

Thumbnail

High speed memory design is challenging. With faster read/write speeds and difficulty accessing components, key to a good DDR4 PHY is careful design across the SoC, package, board, and system challenges. To do it right, it helps to look to Tektronix and partners like Nexus Technologies, SK Hynix, TSMC and Cadence for IP, Simulation and Validation Test.

Read more about DDR testing and IP PHY development tools on this Cadence Design Blog.

Next-Generation DDR4 and LPDDR4 IP in TSMC 16FF+ Enable 200Gb+ Data Transfers for Mobile, Cloud, and IoT Platforms

Блогеры

Electrochemistry Experts

Записи в блогах: 7
Tektronix Experts

Записи в блогах: 258
David Pereles

Записи в блогах: 18
Joseph Gorley

Записи в блогах: 3
Service Experts

Записи в блогах: 11
Brian Hensley

Записи в блогах: 2
Christopher Loberg

Записи в блогах: 5
Alan Wolke

Записи в блогах: 21
Andrea Vinci

Записи в блогах: 1